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Abstract—Because of its ability to deal with intersym-
bol interference (ISI) and crosstalk (XT) over mutually
coupled electrical interconnects, multiple-input multiple-
output (MIMO) decision feedback equalization (DFE)
has proven to be a promising low-cost solution for
achieving multi-Gbit/s wireline communication on- and
off-chip. However, not only does the channel become
very sensitive to manufacturing tolerances at very high
symbol rates, the latency in the feedback loop becomes
prohibitively large as well. Whereas the former issue has
been addressed by adopting a stochastic MIMO approach
where (part of) the equalization filters depend on the
channel statistics rather than on the actual channel,
we tackle in this paper the latency issue by setting to
zero the first N taps of the feedback filters. Moreover,
we show that precoded partial response (PR) signaling
can improve the performance of the resulting scheme,
although the achieved gain is smaller than in the case of
single-input single-output (SISO) equalization.
I. INTRODUCTION
In order to enable high-speed communication over
low-cost parallel electrical interconnects on- and off-
chip, many state-of-the-art transceivers deal with the
intersymbol interference (ISI) by applying either lin-
ear equalization at the transmitter (TX) and/or re-
ceiver (RX) or non-linear equalization by means of
Tomlinson-Harashima precoding (THP) at the TX or
decision feedback equalization (DFE) at the RX [1]–
[5]. Moreover, it has been shown that multiple-input
multiple-out (MIMO) equalization is able to signif-
icantly outperform single-input single-output (SISO)
equalization, as it allows to exploit the useful infor-
mation in the crosstalk (XT) signals [6].
With growing symbol rates, two complications are
emerging: i) the channel becomes very sensitive to
manufacturing tolerances, so that every interconnect
has a (slightly) different impulse response, and ii) the
latency in the feedback loop becomes prohibitively
large. In [7], the former issue was addressed by adopt-
ing a stochastic MIMO DFE approach where (part of)
the equalization filters depend on the channel statistics
rather than on the actual channel, which allows to
significantly reduce the computational and implemen-
tational complexity. In this contribution, we tackle the
latency issue by setting to zero the first N taps of the
feedback filters of a MIMO DFE scheme consisting
of a fixed pre-equalizer at the TX and adjustable
feedforward and feedback filters at the RX. Moreover,
the resulting scheme is combined with partial response
(PR) signaling, which has been shown to improve
the performance of high-speed serial links because
it allows some controlled residual ISI and, hence,
reduces the required equalization effort [8], [9]. We
derive neat matrix expressons for the minimum mean-
square error (MMSE) equalization filters and show
how precoded PR signaling on a specific 4×4 chip-to-
chip interconnect can enhance the error performance
of MIMO DFE.
In the following, (.)T, tr(.), ‖ . ‖, and E[.] denote
transposition, the trace, the Frobenius norm, and sta-
tistical expectation, respectively.
II. SYSTEM MODEL
We consider the baseband MIMO communication
system from Fig. 1. The system’s input is given by the
L-dimensional sequence {c(k)}, representing L mutu-
ally independent i.i.d. sequences of M -ary digits, each
uniformly distributed over the set {0, 1, . . . ,M − 1}
and having a rate 1/T . Since M is assumed to be
an integer power of 2, an M -ary digit represents
log2(M) bits. The PR precoder, characterized by the
polynomial hpoly(D) = 1 +
∑Lt
m=1 ht(m)D
m with
integer coefficients ht(m), converts the input sequence
{c(k)} into the precoded sequence {b(k)}, according
to
b(k) =
[
c(k)−
Lt∑
m=1
ht(m)b(k −m)
]
M
(1)
H(m) W(m)
a(k) u(k)
n(k)
-
+
B(m)
P(m)
PR 
precoding
detection
c(k)
â(k)
 
Mapping
b(k)
(k)
Figure 1. MIMO baseband communication scheme with equalization at both the TX and the RX.
where [x]M denotes the modulo-M reduction of each
element of x to the set {0, 1, . . . ,M − 1}. The result-
ing sequence {b(k)}, which consists of L mutually
independent sequences of temporally correlated M -
ary digits, is mapped to a data symbol sequence
{a(k)} according to a(k) = 2b(k) − M + 1 , so
that all symbols belong to the M -PAM constella-
tion {−(M − 1),−(M − 3), . . . ,M − 3,M − 1}; the
symbol variance is given by σ2a =
M2−1
3 . Before
being transmitted on the channel, the data symbols
are applied to the MIMO pre-equalization filter, with
impulse response matrix P(m). The received signal,
affected by the MIMO channel with impulse response
matrix H(m) and the additive noise n(k), is further
equalized by MIMO feedforward and feedback equal-
ization filters, with impulse response matrices W(m)
and B(m), respectively. The matrices P(m), H(m),
W(m) and B(m) all have size L × L. The scaling
factor α is adjusted according to the transmit energy,
given a certain feedforward filter W(m). Obviously,
the equalization filters must be selected such that the
vector u(k) of decision variables approaches the PR
target response ut(k) =
∑Lt
m=0 ht(m)a(k −m), with
ht(0) = 1, since the original M -ary digits c(k) can
be recovered from ut(k) as
c(k) =
1
2
[
ut(k) + (M − 1)
Lt∑
m=0
ht(m)
]
2M
(2)
The decisions cˆ(k) are obtained by replacing ut(k)
by u(k) in (2); the decisions aˆ(k) at the input of the
feedback filter result from applying to cˆ(k) the same
precoding and mapping as at the TX. Assuming the
decisions aˆ(k) are correct, it was shown in [7] that
the decision variables u(k) are given by
u(k) = α
[ ∑
m∈ΨG
WG(m)Pa(k −m) +Wn˘(k)
]
−
∑
m∈Ψb
B(m)a(k −m), (3)
where the (LLw)-dimensional stacked column vector
n˘(k) is given by
n˘(k) =
 n(k + L
1
w)
...
n(k − L2w)
 .
The equalization filters in (3) are assumed to be FIR
filters with a limited number of taps. The (LLp) × L
pre-equalizer filter matrix P is defined as:
P =
 P(−L
1
p)
...
P(L2p)
 . (4)
Likewise, at the RX we have the L × (LLw) feedfor-
ward filter matrix
W =
[
W(−L1w), . . . ,W(L
2
w)
]
, (5)
and the L × LLb feedback filter matrix
B =
[
B(L1b), ...,B(L
2
b)
]
. (6)
Note that we have Lp = L
1
p + L
2
p + 1 taps per pre-
equalizer, Lw = L
1
w + L
2
w + 1 taps per feedforward
filter, and Lb = L
2
b − L
1
b + 1 taps per feedback filter.
Conventionally, one takes L1b = 1, but in order to relax
the latency constraints on the device which computes
the decisions on the M -PAM data symbols, we also
consider L1b = N + 1 with N > 0. The elements of
the impulse response matrix H(m) are arranged into
the (LLw) × (LLp) block matrices G(m):
G(m) =
 Gm(−L
1
w,−L
1
p) . . . Gm(−L
1
w, L
2
p)
...
...
Gm(L
2
w,−L
1
p) . . . Gm(L
2
w, L
2
p)
 ,
(7)
where the L × L matrix Gm(m1,m2) is given by
Gm(m1,m2) = H (m−m1 −m2) . (8)
Note that the impulse response matrix H(m) is
obtained by sampling at instants {mT + τ} the
continuous-time response Htot(t) which is given
by the convolution of htr(t), Hch(t), and hrec(t);
htr(t) and hrec(t) are the impulse responses of the
continuous-time transmit and receive filters, respec-
tively, whereas Hch(t) denotes the impulse response
matrix of the MIMO channel. The elements of H(m)
are assumed to have limited time duration, so that the
matrices G(m) are considered zero for m outside the
interval ΨG =
[
−L1G, L
2
G
]
.
III. MMSE MIMO DFE
Since the M -ary digits c(k) follow from the target
response ut(k) according to (2), we define the mean
square error (MSE), conditioned on the MIMO channel
G, as follows:
MSEG ,
E
[
‖e(k)‖
2
]
E
[
‖a(k)‖
2
] , (9)
where e(k) is the error vector e(k) = u(k) − ut(k).
Taking (3) into account, and assuming that ht(m) = 0
for m /∈ Ψt, with Ψt = [0, Lt], e(k) can be written as
e(k) =
∑
m∈Ψ0
(αWG(m)P− ht(m)IL) a(k −m)
+
∑
m∈Ψb
(αWG(m)P−B(m)− ht(m)IL) a(k−m)
+ αWn˘(k), (10)
where Ψ0 = ΨG \ Ψb is the complement of Ψb in
ΨG, with Ψb =
[
L1b, L
2
b
]
. It follows from (10) that
the conditional MSE (9), conditioned on the MIMO
channel G, can be written as
MSEG =
1
L
[ ∑
m∈Ψ0
‖αWG(m)P− ht(m)IL‖
2
+
∑
m∈Ψb
‖αWG(m)P−B(m)− ht(m)IL‖
2
+
α2
σ2a
tr
(
WRnW
T
)]
, (11)
which for given G is a function of (P,W, α,B). In
(11), the LLw × LLw autocorrelation matrix Rn is
defined as
Rn , E
[
n˘(k) n˘(k)T
]
. (12)
The pre-equalization matrix P needs to be selected
such that the average TX energy per symbol interval
is limited to LEs, yielding the following energy con-
straint:
σ2atr
(
P
T
GtrP
)
= LEs, (13)
where the elements of the (LLp) × (LLp) matrix Gtr
are given by
(Gtr)n1,n2 =
∫ +∞
−∞
htr (t)htr (t+ (n1 − n2)Tp) dt.
(14)
Since the conditional MSE (11) is a function of the
actual channel, the MMSE equalization filters are
obtained by minimizing the average MSE, which is
given by
MSEavg = EG [MSEG] (15)
where EG [.] denotes expectation over G.
The MIMO equalization scheme from Fig. 1 is
assumed to be a hybrid scheme consisting of a fixed
pre-equalization filter P, and adjustable feedforward
and feedback filters W and B. In this way, no channel
state information must be passed from the RX to
the TX. For each channel realization G, the optimal
equalizer (Ph, αh,Wh,Bh), consisting of the fixed
(Ph, αh) and the adjustable (Wh,Bh), minimizes the
average MSE (15) under the energy constraint (13).
a) Feedback filter: For a given fixed pre-
equalization matrix P and scaling factor α, and a given
adjustable feedforward filter matrix W, the optimal
adjustable feedback filter minimizes MSEG from (11),
yielding:
Bh(m) = αWG(m)P− ht(m)IL. (16)
for m ∈ Ψb.
b) Feedforward filter: When (16) holds, the con-
ditional MSE (11) reduces to
MSEG =
1
L
[ ∑
m∈Ψ0
‖αWG(m)P− ht(m)IL‖
2
+
α2
σ2a
tr
(
WRnW
T
)]
. (17)
Given a fixed pre-equalization matrix P and scaling
factor α, the MMSE feedforward matrix Wh mini-
mizes the conditional MSE (17), yielding:
Wh =
1
α
P
T
(∑
m∈Ψt
ht(m)G(m)
T
)
C
−1
h , (18)
with
Ch ,
∑
m∈Ψ0
G(m)PPTG(m)T +
Rn
σ2a
, (19)
c) Pre-equalization filter and scaling factor:
Given the adjustable feedforward and feedback filters
W and B, the fixed pre-equalization matrix Ph and
scaling factor αh are obtained by minimizing, with
respect to P and α, the Lagrangian Λ, which is given
by
Λ = MSEavg + λ
σ2atr
(
P
T
GtrP
)
− LEs
Lσ2a
, (20)
where MSEavg is the average MSE from (15) with
MSEG given by (17). Note that the expectation over G
in (15) now applies to both G(m) and W, as the latter
is a function of G. Equating to zero the derivatives
of Λ with respect to α and the components of P, and
taking into account the constraint (13), it can be shown
that at the optimum we have λ = λh, with
λh = α
2
h
tr
(
EG
[
WRnW
T
])
LEs
. (21)
Substituting (21) into the derivatives of Λ and solving
for (P, α) yields
Ph =
1
αh
P˜h, (22)
with
P˜h = D
−1
h EG
[(∑
m∈Ψt
ht(m)G(m)
T
)
W
T
]
, (23)
Table I
GEOMETRICAL AND MATERIAL PARAMETERS
Gap between two conductors 80 µm
Width of signal conductor 100 µm
Thickness of signal conductor 35 µm
Conductivity of signal conductor 58MS/m
Thickness of dielectric substrate 500 µm
εr of dielectric substrate 4
Dielectric loss (tan δ) 0.02
Dh ,
∑
m∈Ψ0
EG
[
G(m)TWTWG(m)
]
+
tr
(
EG
[
WRnW
T
])
LEs
Gtr. (24)
and
αh =
√
σ2a
LEs
tr
(
P˜ThGtrP˜h
)
. (25)
In practice, we assume that we have access to a set
of J independent channel realizations Gj , with 1 ≤
j ≤ J . From this set, the optimal fixed pre-equalizer
and scaling factor (Ph, αh) can be obtained offline
using an iterative approach, where during the i-th
iteration the pair (P
(i)
h , α
(i)
h ) is obtained by replacing
the statistical averages EG [.] in (23) and (24) by arith-
metical averages using the pairs (Gj(m),W
(i−1)
h,j ),
with 1 ≤ j ≤ J . Hence, during the i-th iteration,
all forward filters W
(i)
h,j , with 1 ≤ j ≤ J , must
be calculated using (18) and (19), with (Ph, αh) and
G replaced by (P
(i)
h , α
(i)
h ) and Gj . Once the fixed
(Ph, αh) are known, the adjustable filters Bh and Wh
are obtained for the actual channel G from (16) and
(18), respectively.
IV. NUMERICAL RESULTS
In this section, we apply the proposed equalization
strategy to a simulated electrical chip-to-chip inter-
connect consisting of four parallel chip-to-chip inter-
connects (microstrip lines). The nominal values of the
geometrical and material parameters are given in Table
I. Because of tolerances during the manufacturing pro-
cess, the listed parameters are random variables (RVs)
with a mean equal to the corresponding nominal value
and a standard deviation σr, expressed as a percentage
of the mean. As the sum of the conductor gap and the
conductor width is considered to be constant, only the
last six of the listed parameters are varying indepen-
dently. By gathering the latter parameters in the vector
φ, and by defining the manufacturing tolerance (MT)
as three times the standard deviation σr, nearly all
(i.e., (99.7%)
6
= 98.4%) realizations of φ are within
the range of (1±MT)µ, where µ = E [φ] is the mean
of φ.
In our examples, we consider a standard deviation
σr of 3%, corresponding to a 9% MT. Using the
polynomial chaos-based approach outlined in [10],
10 20 30 40 50 60 70 80
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22
24
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Figure 2. 1/MSEavg of the hybrid scheme as a function of bit rate
(Es/N0 = 27 dB).
[11], a data set consisting of J = 200 realizations of
Hch(t) is generated. The transmit and receive filters are
assumed to be unit-energy square-root raised cosine
filters having a 3 dB bandwidth of 1/2T and a roll-off
factor β = 0.2. We use 50 iterations to obtain the fixed
(Ph, αh).
For a bit rate ranging from Rb = 10 Gbit/s
to Rb = 80 Gbit/s per lane, we display in Fig.
2 1/MSE for several SISO and MIMO equalization
schemes. As we intend to compare the impact of
PR signaling on MIMO and SISO links, we set the
XT channels to zero in the SISO case. The signal-
to-noise ratio (SNR) is given by Es/N0 = 27 dB,
with N0/2 being the variance of the i.i.d. Gaussian
noise samples. We consider both full response (FR)
and duobinary (DB) signaling, characterized by the
polynomials hpoly(D) = 1 and hpoly(D) = 1 + D,
respectively. Both the pre-equalization filters and the
feedforward filters consist of 5 equalization coeffi-
cients (L1p = L
2
p = 2, L
1
w = L
2
w = 2). The number
of feedback filter taps is either Lb = 100 (L
1
b = 1,
L2b = 100) or Lb = 99 (L
1
b = 2, L
2
b = 100). In the
former case, where L1b = 1 (N = 0), FR and DB
signaling yield the same minimum MSE, as it follows
from (11) that the coefficients ht(m), with m ∈ Ψb,
can be fully compensated for by the feedback filter
B. However, it follows from the figure that relaxing
the latency constraints on the feedback loop by taking
L1b = 2 (N = 1) introduces a significant performance
degradation in the SISO FR case, as the ISI term
for m = 1 must now be totally mitigated by the
linear equalization filters, resulting in increased noise
enhancement. For DB signaling, on the other hand,
the performance degradation associated with taking
L1b = 2 can be kept to a minimum as the controlled
ISI term for m = 1 reduces the required equalization
effort. In the case of MIMO equalization, the impact
of the signaling scheme on the MSE is slightly more
complex. Since DB signals have a narrower bandwidth
than their FR counterparts, the latter tend to generate
0 5 10 15 20 25 30 35
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Figure 3. BER of the hybrid scheme as a function of SNR for
2-PAM (Rb = 70 Gbit/s).
more XT, which can be put to good use by the
MIMO equalization scheme. Hence, both signaling
formats have their (dis)advantages and the specific
transmission parameters and channel will determine
whether FR or DB signaling is to be preferred.
Assuming a 2-PAM constellation and a bit rate
of Rb = 70 Gbit/s per lane, Fig. 3 displays the
BER versus the SNR for FR and DB signaling, with
0 ≤ N ≤ 2. For N = 0, only the BER for
DB signaling is shown, since the BER curves for
FR and DB practically coincide (note that the DB
scheme suffers from modulo loss due to the modulo
operation at the RX). For N > 0, DB is shown to
significantly outperform FR, for both SISO and MIMO
equalization. At a target BER of 10-12, the MIMO
DB scheme experiences a degradation of about 2 dB
(N = 1) and 4 dB (N = 2), with respect to the
case where N = 0, whereas for the FR scheme, we
observe a degradation of about 7 dB (N = 1) and
an error floor (N = 2). Since the large number of
feedback filter coefficients may involve a prohibitively
high complexity, we have also obtained the BER for
an alternative scheme where we keep only the 20
dominant filter coefficients (located around the main
peak and the first reflection of the channel impulse
response) and set the others to zero. As the latter
results did not yield any visual degradation of the BER,
which is in line with the results from [6], they are not
included in the figure,
V. CONCLUSIONS
In this work, we extended the stochastic MIMO
DFE approach from [7] by setting to zero the first
N taps of the feedback filters in order to relax the
latency constraints on the feedback loop. PR signaling
was shown to potentially enhance the performance of
MIMO DFE for N > 0, by reducing the required
equalization effort. However, as PR signals tend to
have a narrower bandwidth and therefore generate less
XT than their FR counterparts, MIMO equalization
schemes can benefit less from exploiting the useful
information in the XT signals. Nevertheless, at a target
BER of 10−12, duobinary signaling was shown to
provide significantly better BER performance than FR
signaling on a typical 4× 4 chip-to-chip interconnect.
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